Note: This unit version is currently being edited and is subject to change!
ELEC5737: Foundations of Electronic Circuit Design (2014 - Semester 1)
|Unit:||ELEC5737: Foundations of Electronic Circuit Design (6 CP)|
|Faculty/School:||School of Electrical & Information Engineering|
Dr McEwan, Alistair
|Session options:||Semester 1|
|Versions for this Unit:|
|Site(s) for this Unit:||
|Brief Handbook Description:||This unit of study aims to teach students analysis and design techniques for electronic systems such as signal amplifiers, differential amplifiers and power amplifiers. A background in basic electronics and circuit theory is assumed. Completion of this unit will allow progression to advanced studies or to work in electronics and telecommunication engineering.
Topics covered are as follows. The BJT as an amplifier. Biasing in BJT amplifier circuits. Small signal operation and models. Single stage BJT amplifiers. BJT internal capacitances and high frequency models. The frequency response of the common-emitter amplifier. BJT current sources and current mirrors. Differential amplifiers. Output stages and power amplifiers:class A, class B and class AB.
|Assumed Knowledge:||A background in basic electronics and circuit theory is assumed.|
Dr McEwan, Alistair
|T&L Activities:||Tutorial: Informal small tutorial groups where students work on circuit problems. Students learn and practice how to analyze circuits and devices.
Laboratory: Laboratory sessions where students learn about electronics. Practical instruction of electronics is vital to understanding circuits and developing problem solving skills.
Independent Study: Several assignments based on circuit design and simulation to be completed outside laboratory and tutorial time.
Attributes listed here represent the key course goals (see Course Map tab) designated for this unit. The list below describes how these attributes are developed through practice in the unit. See Learning Outcomes and Assessment tabs for details of how these attributes are assessed.
|Attribute Development Method||Attribute Developed|
|Extensive design and analysis work is done in tutorials and laboratory.||Design (Level 2)|
|Understand the benefits and trade-offs of different electronic circuits and components including the effects on general purpose circuit building blocks.||Engineering/IT Specialisation (Level 3)|
|Understanding of electronic components and their use in electronic circuits.||Maths/Science Methods and Tools (Level 2)|
|In addition to the understanding the text and lecture notes, students need to do additional information searches to obtain necessary supplementary material.||Information Seeking (Level 2)|
|Write up experimental laboratory reports and communicate outcomes to other class members. Participate in tutorial sessions.||Communication (Level 3)|
|Group work in labs and tutorial.||Project and Team Skills (Level 2)|
For explanation of attributes and levels see Engineering & IT Graduate Outcomes Table.
Learning outcomes are the key abilities and knowledge that will be assessed in this unit. They are listed according to the course goal supported by each. See Assessment Tab for details how each outcome is assessed.Design (Level 2)
Lab Report: Each student must use a bound notebook to record lab experiments. These are marked by lab staff in each tutorial session.
Participation: Class participation in tutorials and laboratory.
Assignment: Continuing tutorial work.
Final Exam: All subject matter in the course is examinable in this exam including laboratory, tutorial and assignment work.
|Assessment Feedback:||Feedback on assessment tasks will be provided within 1 week of the due date, apart from the final exam. General feedback will also be given in lectures and individual feedback in tutorials and laboratories.|
|Policies & Procedures:||See the policies page of the faculty website at http://sydney.edu.au/engineering/student-policies/ for information regarding university policies and local provisions and procedures within the Faculty of Engineering and Information Technologies.|
Note: Students are expected to have a personal copy of all books listed.
|Online Course Content:||http://elearning.sydney.edu.au/|
|Note on Resources:||
Analog Electronic Design, Jonathan Scott, Prentice Hall
The Art of Electronics, Thomas C. Hayes and Paul Horowitz, Cambridge University Press
Note that the "Weeks" referred to in this Schedule are those of the official university semester calendar https://web.timetable.usyd.edu.au/calendar.jsp
|Week 1||OpAmpRevision and BJTs|
|Week 3||BJTs and MOSFETs|
|Week 4||Integrated Circuits|
|Week 5||Differential Circuits|
|Week 6||Frequency Response|
|Week 8||Power Amplifiers and Output Stages|
|Week 9||Operational Amplifier Circuits|
|Week 10||CMOS Digital Amplifier Circuits|
|Week 11||Filters and Tuned Amplifiers|
|Week 12||Signal Generators and Waveform Shaping|
|Exam Period||Assessment Due: Final Exam|
The following is a list of courses which have added this Unit to their structure.
|Graduate Certificate in Engineering||2011|
|Master of Professional Engineering (Electrical)||2010, 2011, 2012, 2013, 2014|
This unit contributes to the achievement of the following course goals:
|Design (Level 2)||Yes||24.79%|
|Engineering/IT Specialisation (Level 3)||Yes||33.58%|
|Maths/Science Methods and Tools (Level 2)||Yes||15.79%|
|Information Seeking (Level 2)||Yes||5.79%|
|Communication (Level 3)||Yes||14.79%|
|Professional Conduct (Level 2)||No||0%|
|Project and Team Skills (Level 2)||Yes||5.29%|
These goals are selected from Engineering & IT Graduate Outcomes Table which defines overall goals for courses where this unit is primarily offered. See Engineering & IT Graduate Outcomes Table for details of the attributes and levels to be developed in the course as a whole. Percentage figures alongside each course goal provide a rough indication of their relative weighting in assessment for this unit. Note that not all goals are necessarily part of assessment. Some may be more about practice activity. See Learning outcomes for details of what is assessed in relation to each goal and Assessment for details of how the outcome is assessed. See Attributes for details of practice provided for each goal.