Note: This unit is an archived version! See Overview tab for delivered versions.

ELEC3105: Circuit Theory and Design (2010 - Semester 2)

Download UoS Outline

Unit: ELEC3105: Circuit Theory and Design (6 CP)
Mode: Normal-Day
On Offer: Yes
Level: Senior
Faculty/School: School of Electrical & Computer Engineering
Unit Coordinator/s: Prof Leong, Philip
Session options: Semester 2
Versions for this Unit:
Site(s) for this Unit: http://www.eelab.usyd.edu.au/ELEC3105/index.html
Campus: Camperdown/Darlington
Pre-Requisites: ELEC2103 AND ELEC2104.
Brief Handbook Description: This unit of study is to build on the platform provided by the basic theory and technical units such as ELEC2104 Electronic Devices and Basic Circuits and ELEC2103 Simulation and Numerical Solutions in Engineering. Based on deep understanding of aspects in active analog filter design students are equipped with the knowledge and skills to design, and to be in a good position to undertake further self study as required.

This unit of study is conducted with theoretical study and design project practice. It covers the theory and design of active and passive analog filters including the followings: Fundamental concepts in circuit theory: network functions, characteristic frequencies; Types of filter: lowpass, bandpass, etc; Review of operational amplifiers; Design of first and second order filters using operational amplifiers; Cascade design; Typical filters: Butterworth, Chebyshev, etc; Frequency transformations in design; Sensitivity, etc.
Assumed Knowledge: 1. ELEC2401 Introductory Electronics or ELEC2104 Electronic Devices and Basic Circuits and ELEC2301 Signals and Systems or ELEC2302 Signals and Systems. 2. A knowledge of, and ability to use, complex numbers is essential, as are a familiarity with elementary circuit theory and basic concepts from linear systems theory. 3. Some understanding of the Laplace transform, and of polynomials and rational functions, is desirable, although knowledge of these topics is not required in great depth. 4. Some of these topics will be reviewed as necessary. It is assumed that students have some familiarity with MATLAB and or Spice.
Lecturer/s: Dr Zhang, Weiwei
Ou, Elaine
Timetable: ELEC3105 Timetable
Time Commitment:
# Activity Name Hours per Week Sessions per Week Weeks per Semester
1 Lecture 2.00 2 10
2 Tutorial 2.00 1 12
3 Project Work - own time 4.00 1 3
T&L Activities: Tutorial: Tutorials

Project Work - own time: Project

Attributes listed here represent the key course goals (see Course Map tab) designated for this unit. The list below describes how these attributes are developed through practice in the unit. See Learning Outcomes and Assessment tabs for details of how these attributes are assessed.

Attribute Development Method Attribute Developed
In the design project students are put into a situation as in practice. A design goal is set but not particular techniques or pathways specified. Students are asking to design the product and to convince others that he/she has got a solution to the problem. Design and Problem Solving Skills (Level 4)
Wide range of knowledge in analog filter design is obtained and platform for further study and research is built. Discipline Specific Expertise (Level 5)
Fundamental theory in circuit design is introduced and practiced through tutorials and design project. Fundamentals of Science and Engineering (Level 3)
In tutorial and especially the design project the students will need to communicate with peers and demonstrate his/her design to others. Professional Communication (Level 2)
In the design project students are put into a situation as in practice. A design goal is set but not particular techniques or pathways specified. Students are asking to design the product and to convince others that he/she has got a solution to the problem. Professional Values, Judgement and Conduct (Level 2)
This course consists of 9 tutorials and a major design project. Teamwork work is encouraged though individual design required. Teamwork and Project Management (Level 2)

For explanation of attributes and levels see Engineering/IT Graduate Attribute Matrix 2009.

Learning outcomes are the key abilities and knowledge that will be assessed in this unit. They are listed according to the course goal supported by each. See Assessment Tab for details how each outcome is assessed.

Design and Problem Solving Skills (Level 4)
1. Ability to design active circuit filters by using technical principles and methodologies presented in the course.
Discipline Specific Expertise (Level 5)
2. Ability to demonstrate an understanding of the relationship between standard filter characteristics, such as Chebyshev, Butterworth and Elliptic, and network properties to a level afforded by the course presented.
Fundamentals of Science and Engineering (Level 3)
3. Ability to demonstrate a thorough understanding of aspects of analogue circuit theory to the extent of the course material presented.
Professional Communication (Level 2)
4. Fluency in written and oral communication with varied media and writing style formats to convey specific engineering information concisely and accurately.
Professional Values, Judgement and Conduct (Level 2)
5. Ability to demonstrate an understanding of system design at a professional level, identifying economic, social and sustainability issues during specific engineering projects and tasks.
Teamwork and Project Management (Level 2)
6. Ability to work in a team by contributing and drawing on other team member skills and knowledge to develop a shared consensus and deliver specific engineering projects on time and within scope.
Assessment Methods:
# Name Group Weight Due Week Outcomes
1 Assignment No 10.00 Multiple Weeks 2, 3, 4, 6,
2 Mid-Sem Exam No 20.00 Week 9 2, 3,
3 Project No 15.00 Week 13 1, 2, 3, 4, 5, 6,
4 Final Exam No 55.00 Exam Period 2, 3,
Assessment Description: Assignment: Tutorials/Assignments

Final Exam: 2hr exam at the end of semester.

Mid-Sem Exam: Mid semester examination

Project: Design Project
Grading:
Grade Type Description
Standards Based Assessment Final grades in this unit are awarded at levels of HD for High Distinction, DI (previously D) for Distinction, CR for Credit, PS (previously P) for Pass and FA (previously F) for Fail as defined by University of Sydney Assessment Policy. Details of the Assessment Policy are available on the Policies website at http://sydney.edu.au/policies . Standards for grades in individual assessment tasks and the summative method for obtaining a final mark in the unit will be set out in a marking guide supplied by the unit coordinator.
Policies & Procedures: The faculty attempts to maintain consistency and quality in its T&L operations by adhering to Academic Board policy. These policies can be found on the Central Policy Online site. A brief summary of the relevant T&L policies that should be referred to while filling in these forms can be found at the Faculty of Engineering and Information Technologies Policy Page.
Prescribed Text/s: Note: Students are expected to have a personal copy of all books listed.
  • Design of Analog Filters
Recommended Reference/s: Note: References are provided for guidance purposes only. Students are advised to consult these books in the university library. Purchase is not required.
  • Analog Filters
  • Microelectronic Circuits
Online Course Content: http://www.eelab.usyd.edu.au/ELEC3105/index.html
Note on Resources: Course web page

Note that the "Weeks" referred to in this Schedule are those of the official university semester calendar https://web.timetable.usyd.edu.au/calendar.jsp

Week Description
Week 1 Review of circuit theory: Introduction to filter design.
Week 2 Opamp models: Basic opamp circuits.
Week 3 First order active filters.
Week 4 Second order active filters.
Week 5 Second order active filters.
Week 6 Filter characteristics: Butterworth, Chebyshev, Cauer.
Week 7 Filter characteristics: Butterworth, Chebyshev, Cauer.
Week 8 Frequency transformations.
Week 9 Delay filters and delay equalization.
Assessment Due: Mid-Sem Exam
Week 10 Sensitivity and LC ladder filters.
Week 11 Design project.
Week 12 Design project.
Week 13 Design project.
Assessment Due: Project
Exam Period Assessment Due: Final Exam

Course Relations

The following is a list of courses which have added this Unit to their structure.

Course Year(s) Offered
Electrical Engineering / Arts 2011, 2012, 2013, 2014
Electrical Engineering / Commerce 2010, 2011, 2012, 2013, 2014
Electrical Engineering (Bioelectronics) / Arts 2011, 2012
Electrical Engineering (Bioelectronics) / Science 2011, 2012
Electrical Engineering / Medical Science 2011, 2012, 2013, 2014
Electrical Engineering / Science 2011, 2012, 2013, 2014
Electrical Engineering (Computer) / Arts 2011, 2012, 2013, 2014
Electrical Engineering (Computer) / Commerce 2012, 2013, 2014, 2011
Electrical Engineering (Computer) / Science 2011, 2012, 2013, 2014
Electrical Engineering (Power) / Arts 2011, 2012, 2013, 2014
Electrical Engineering (Power) / Science 2011, 2012, 2013, 2014
Electrical Engineering (Telecommunications) / Science 2011, 2012, 2013, 2014
Biomedical Engineering (mid-year) 2016, 2017, 2018, 2019, 2020
Biomedical Engineering 2016, 2017, 2018
Software Engineering / Arts 2011, 2012, 2013, 2014
Software Engineering / Commerce 2010, 2011, 2012, 2013, 2014
Software Engineering / Medical Science 2011, 2012, 2013, 2014
Software Engineering / Science 2011, 2012, 2013, 2014
Computer Engineering / Commerce 2010
Electrical Engineering (Computer) / Medical Science 2011, 2013, 2014
Electrical Engineering (Telecommunications) / Arts 2011, 2012, 2013, 2014
Electrical Engineering (Telecommunications) / Medical Science 2011, 2012, 2013, 2014

Course Goals

This unit contributes to the achievement of the following course goals:

Attribute Practiced Assessed
Design and Problem Solving Skills (Level 4) Yes 2.5%
Discipline Specific Expertise (Level 5) Yes 42.5%
Fundamentals of Science and Engineering (Level 3) Yes 42.5%
Information Skills (Level 2) No 0%
Professional Communication (Level 2) Yes 5%
Professional Values, Judgement and Conduct (Level 2) Yes 2.5%
Teamwork and Project Management (Level 2) Yes 5%

These goals are selected from Engineering/IT Graduate Attribute Matrix 2009 which defines overall goals for courses where this unit is primarily offered. See Engineering/IT Graduate Attribute Matrix 2009 for details of the attributes and levels to be developed in the course as a whole. Percentage figures alongside each course goal provide a rough indication of their relative weighting in assessment for this unit. Note that not all goals are necessarily part of assessment. Some may be more about practice activity. See Learning outcomes for details of what is assessed in relation to each goal and Assessment for details of how the outcome is assessed. See Attributes for details of practice provided for each goal.