Note: This unit is an archived version! See Overview tab for delivered versions.
MTRX1702: Mechatronics 1 (2017 - Semester 2)
| Unit: | MTRX1702: Mechatronics 1 (6 CP) |
| Mode: | Normal-Day |
| On Offer: | Yes |
| Level: | Junior |
| Faculty/School: | School of Aerospace, Mechanical & Mechatronic Engineering |
| Unit Coordinator/s: |
A/Prof Rye, David
|
| Session options: | Semester 2 |
| Versions for this Unit: | |
| Site(s) for this Unit: |
https://edstem.com.au/) |
| Campus: | Camperdown/Darlington |
| Pre-Requisites: | None. |
| Prohibitions: | ELEC1101 OR ELEC2602 OR COSC1002 OR COSC1902. |
| Brief Handbook Description: | This unit of study aims to provide a foundation for the study of systems and embedded programming for the degree in Mechatronic Engineering. It is based around a systems engineering approach to requirements capture, software design, implementation, debugging and testing in the context of the C programming language. Problem definition and decomposition; the design process; designing for testing and defensive coding methods; modular code structure and abstract data types; best practice in programming. Programming in teams; documentation and version control. The C language: Preprocessor, tokens, storage classes and types; arithmetic, relational and bit manipulation operators; constructs for control flow: if, switch, for, do and while; arrays; pointers and character strings; dynamic memory allocation; functions and parameter passing; derived storage classes: structures and unions; file I/O. |
| Assumed Knowledge: | MTRX1701. |
| Lecturer/s: |
Dr Balamurali, Mehala
Dr Ward, James |
||||||||||||||||||||
| Tutor/s: | Aaron Clements, Daniel Tam, Jason Webb and Alvin Yap | ||||||||||||||||||||
| Timetable: | MTRX1702 Timetable | ||||||||||||||||||||
| Time Commitment: |
|
||||||||||||||||||||
| T&L Activities: | Tutorial: Laboratory-based tutorials. Independent Study: Students are expected to undertake at least five hours of independent study per week outside of formally timetabled classes. Students are expected to commit to private study, which may include lab work, outside of the time tabled hours. It is expected that the appropriate reference books and web-based material will be read to supplement material presented during lectures. |
Attributes listed here represent the key course goals (see Course Map tab) designated for this unit. The list below describes how these attributes are developed through practice in the unit. See Learning Outcomes and Assessment tabs for details of how these attributes are assessed.
| Attribute Development Method | Attribute Developed |
| Problem definition and analysis, systematic design, implementation and fault-finding in software. | Design (Level 2) |
| Theoretical foundations of software engineering. | Engineering/IT Specialisation (Level 2) |
For explanation of attributes and levels see Engineering & IT Graduate Outcomes Table.
Learning outcomes are the key abilities and knowledge that will be assessed in this unit. They are listed according to the course goal supported by each. See Assessment Tab for details how each outcome is assessed.
Design (Level 2)| Assessment Methods: |
|
||||||||||||||||||||||||||||||||||||
| Assessment Description: |
Assignment Extensions and Deadlines No extension of the published due dates and times will be given outside the formal Special Consideration process unless exceptional circumstances apply. In such cases, application for an extension must be submitted in writing (e.g. by email to the Unit Coordinator), citing those circumstances. A decision will be given in writing (email). Late Submission of Assignments Late submissions will be penalized 20% of the full mark for every day or part thereof that the assignment is late. Must Pass Examination To pass this unit of study it is necessary to obtain a mark of not less than 50% in the Final Examination. If you do not achieve a mark of at least 50% in the Final Examination the maximum mark you can get for the unit of study is 45%. |
||||||||||||||||||||||||||||||||||||
| Assessment Feedback: | Students can expect feedback for this Unit of Study through discussion during lectures and computer laboratory sessions, through participation in the forums on the Ed online platform and through written responses to questions posed via email. Students can provide feedback to the Lecturer and Tutors by discussion during lectures or tutorial/ laboratory sessions, and by submitting comments and questions by email. | ||||||||||||||||||||||||||||||||||||
| Grading: |
|
||||||||||||||||||||||||||||||||||||
| Policies & Procedures: | See the policies page of the faculty website at http://sydney.edu.au/engineering/student-policies/ for information regarding university policies and local provisions and procedures within the Faculty of Engineering and Information Technologies. |
| Recommended Reference/s: |
Note: References are provided for guidance purposes only. Students are advised to consult these books in the university library. Purchase is not required.
|
| Online Course Content: | via Ed ( https://edstem.com.au/) and Blackboard |
| Note on Resources: | Library classifications: 005.133, 621.3819, 621.39 |
Note that the "Weeks" referred to in this Schedule are those of the official university semester calendar https://web.timetable.usyd.edu.au/calendar.jsp
| Week | Description |
| Week 1 | Introduction |
| About programmers | |
| Week 2 | Data types |
| Arithmetic operations | |
| Week 3 | Decision making |
| Simple Makefiles and debugging | |
| Week 4 | Functions |
| Coding style | |
| Week 5 | Function design and implementation |
| Compiler and linker | |
| Week 6 | More on Makefiles |
| Scope and extent | |
| Week 7 | Module design and implementation |
| Pointers and pointer arithmetic | |
| Assessment Due: Assignment 1 | |
| Week 8 | Version control |
| Arrays and strings | |
| Week 9 | Unit testing |
| Bitwise operations | |
| Week 10 | Dynamic memory |
| Integration testing | |
| Assessment Due: Assignment 2 | |
| Week 11 | Input and output; file I/O |
| Debugging | |
| Week 12 | The limits of C |
| The C preprocessor | |
| Week 13 | User defined types |
| Review and discussion | |
| Assessment Due: Assignment 3 | |
| Exam Period | Assessment Due: Final Examination |
Course Relations
The following is a list of courses which have added this Unit to their structure.
Course Goals
This unit contributes to the achievement of the following course goals:
| Attribute | Practiced | Assessed |
| Design (Level 2) | Yes | 50% |
| Engineering/IT Specialisation (Level 2) | Yes | 50% |
These goals are selected from Engineering & IT Graduate Outcomes Table which defines overall goals for courses where this unit is primarily offered. See Engineering & IT Graduate Outcomes Table for details of the attributes and levels to be developed in the course as a whole. Percentage figures alongside each course goal provide a rough indication of their relative weighting in assessment for this unit. Note that not all goals are necessarily part of assessment. Some may be more about practice activity. See Learning outcomes for details of what is assessed in relation to each goal and Assessment for details of how the outcome is assessed. See Attributes for details of practice provided for each goal.
